

(12) INTERNATIONAL APPLICATION PUBLISHED UNDER THE PATENT COOPERATION TREATY (PCT)

(19) World Intellectual Property Organization  
International Bureau



(43) International Publication Date  
2 October 2003 (02.10.2003)

PCT

(10) International Publication Number  
**WO 03/081674 A1**

(51) International Patent Classification<sup>7</sup>: **H01L 29/778**

(21) International Application Number: PCT/GB03/01148

(22) International Filing Date: 17 March 2003 (17.03.2003)

(25) Filing Language: English

(26) Publication Language: English

(30) Priority Data:  
0206572.0 20 March 2002 (20.03.2002) GB

(71) Applicant (for all designated States except US): **QINETIQ LIMITED** [GB/GB]; Cody Technology Park, Ively Road, Farnborough, Hampshire GU14 0LX (GB).

(72) Inventor; and

(75) Inventor/Applicant (for US only): **PHILLIPS, Timothy, Jonathan** [GB/GB]; Qinetiq Limited, Malvern Technology Park, St Andrews Road, Malvern, Worcestershire WR 14 3PS (GB).

(74) Agents: **GODDARD, David, John**; Harrison Goddard Foote, Orlando House, 11c Compstall Road, Marple Bridge, Stockport SK6 5HH et al. (GB).

(81) Designated States (*national*): AE, AG, AL, AM, AT, AU, AZ, BA, BB, BG, BR, BY, BZ, CA, CH, CN, CO, CR, CU, CZ, DE, DK, DM, DZ, EC, EE, ES, FI, GB, GD, GE, GH, GM, HR, HU, ID, IL, IN, IS, JP, KE, KG, KP, KR, KZ, LC, LK, LR, LS, LT, LU, LV, MA, MD, MG, MK, MN, MW, MX, MZ, NI, NO, NZ, OM, PH, PL, PT, RO, RU, SC, SD, SE, SG, SK, SL, TJ, TM, TN, TR, TT, TZ, UA, UG, US, UZ, VC, VN, YU, ZA, ZM, ZW.


(84) Designated States (*regional*): ARIPO patent (GH, GM, KE, LS, MW, MZ, SD, SL, SZ, TZ, UG, ZM, ZW), Eurasian patent (AM, AZ, BY, KG, KZ, MD, RU, TJ, TM), European patent (AT, BE, BG, CH, CY, CZ, DE, DK, EE, ES, FI, FR, GB, GR, HU, IE, IT, LU, MC, NL, PT, RO, SE, SI, SK, TR), OAPI patent (BF, BJ, CF, CG, CI, CM, GA, GN, GQ, GW, ML, MR, NE, SN, TD, TG).

**Declaration under Rule 4.17:**

— of inventorship (Rule 4.17(iv)) for US only

[Continued on next page]

(54) Title: FIELD EFFECT TRANSISTOR



(57) Abstract: In a field effect transistor having a quantum well is provided by a primary conduction channel (27), at least one secondary conduction channel (25, 25) immediately adjacent and in contact with the primary channel has an effect bandgap (15) greater than the effective bandgap (14) of the primary channel, and the modulus of the difference between the impact ionisation threshold IIT (17) of the primary channel and the effective conduction band offset (the height of the step) between the primary and secondary channels being no more than 0.5  $E_g$  (effective), or (alternatively) no more than 0.4 eV. Higher energy carriers which might otherwise cause impact ionisation leading to runaway are thus diverted into the secondary channel allowing the device to run faster at increased voltages and/or to exhibit much greater resistance to runaway. The primary channel is preferably of low bandgap material, for example InSb, InAs,  $\text{InAs}_{1-y}\text{Sb}_y$ ,  $\text{In}_{1-x}\text{Ga}_x\text{Sb}$  or  $\text{In}_{1-x}\text{Ga}_x\text{As}$ .

WO 03/081674 A1

**WO 03/081674 A1**



**Published:**

— with international search report

*For two-letter codes and other abbreviations, refer to the "Guidance Notes on Codes and Abbreviations" appearing at the beginning of each regular issue of the PCT Gazette.*

## VALVE ACTUATING DEVICE

This invention relates to field effect transistors (FETs) and in particular to quantum well field effect transistors, also known as MODFETs (modulation doped field effect transistors) or HEMTs (high electron mobility transistors).

5 MODFETs are characterised by a conduction channel of low bandgap material bounded by material with a higher bandgap, so that the conduction channel provides a quantum well region for carrier transport between drain and source regions. A gate electrode structure is provided for controlling the number of current carriers in the conduction channel, and thus its conductivity. The gate structure may be of a metal-  
10 insulator-semiconductor construction, or may comprise a Schottky diode, for example.

Typical examples of MODFETs are disclosed in European Patent Application serial number EP 0523731 (Sumitomo); US Patent No. 6,100,548 (Nguyen); US Patent No. 5,856,217 (Nguyen); US Patent No. 5,334,865 (Fathimulla); US Patent No. 5,331,185  
15 (Kuwata); US Patent No. 5,286,662 (Kuwata); US Patent No. 5,023,674 (Hikosaka); and US Patent No. 4,710,788 (Dambkes).

In a MODFET the conduction channel possesses an essentially single-crystal lattice so that the carriers have a relatively long mean free path, and a correspondingly high mobility. The material of the conduction channel is commonly substantially undoped  
20 or very lightly doped to maximise the carrier mobility, velocity and mean free path, although more highly doped materials are sometimes used. The high carrier mobility in MODFETs renders them particularly suitable for high-speed use.

Low band gap materials such as indium arsenide (InAs), indium antimonide (InSb), and indium gallium arsenide (InGaAs) are particularly suitable for use in MODFETs,  
25 with indium antimonide being particularly advantageous for ultra high-speed applications since it has low electron effective mass, very high electron mobility, a large ballistic mean free path and a high saturation velocity.

Figure 1 shows in schematic outline form the structure of a MODFET. Lying between conductive doped source and drain regions 3, 4 is a region 2 which includes a discrete

layer 5 between wider bandgap lower and upper layers 6, 7 respectively. Layer 5 provides a quantum well region 8 and in practice it is conventionally grown epitaxially on the layer 6 so as to form a single crystal lattice. Source, gate and drain electrodes 9, 10, 11 are provided over the corresponding regions 3, 2, 4.

- 5 The material(s) of the substrate or layer 6 and that of layer 7 have large bandgaps, while the material of layer 5 has a low bandgap, thereby forming with layers 6 and 7 a quantum well heterostructure for current conduction. Layer 7, and often also layer 6, is doped to supply or transmit carriers by modulation doping to the layer 5 providing the well region 8. The material of layer 5 is preferably undoped, or has very little  
10 doping, although some quantum well transistors do employ conduction channels with relatively highly doped materials.

The corresponding bandgap distribution along the line A-A of Figure 1 is shown schematically in Figure 2, where the upper line 12 denotes the edge of the conduction band and the lower line 13 denotes the edge of the valence band. The material of layer  
15 5 has a narrow band gap 14. The layers 6 and 7 are of the same material and their bandgap 15 is sufficiently large to ensure that carriers therein will normally never attain sufficient energy to enter its conduction band, so carriers remain confined in the well. Thus layer 5 defines with the surrounding wide bandgap layers 6, 7 a quantum well region 8 of width  $w$ . It will be observed that since the quantum well region 8 in  
20 this case comprises a single uniform conducting layer 5, the sides 16 of the well are ideally substantially vertical. A dotted line 17 shows the height of the impact ionisation threshold within the quantum well. The impact ionisation threshold (not shown) for layers 6 and 7 lies above the edge 12 of their conduction bands.

Although it is possible by varying the composition at the edges of the well region 8 to  
25 produce quantum wells with non-vertical sides, so that the bandgap changes in a more continuous manner, in the present invention it is preferred to have a sharp change in bandgap at the well sides.

In operation of the quantum well FET of Figure 1, when the bias applied to the gate electrode 10 is such that the transistor is on, the population of carriers in the quantum  
30 well region 8 is sufficient that current will flow in the conduction channel if an

appropriate potential difference  $V_{DS}$  is applied between the drain and source electrodes 9, 11. The current will depend on the magnitude of  $V_{DS}$ , but as the value of  $V_{DS}$  reaches a threshold level the energy of the carriers in the well reaches the impact ionisation threshold 17 and additional carriers begin to be created. If the value of  $V_{DS}$  rises beyond this point a significant number of additional current carriers are generated, eventually leading to avalanche breakdown. In this process, all the carriers continue to be confined in the quantum well region 8 because of the high bandgap 15 presented by the material of adjacent layers 6, 7, although escape of the carriers into the barriers is possible if a sufficiently high bias is applied.

This is illustrated in Figure 3, which shows a graph of drain current  $I_D$  as a function of drain voltage  $V_D$ , notionally divided into three regions 18 to 20 separated by knees. As the drain voltage  $V_D$  is increased, an initial region 18 (called the "linear region") is followed by a region 19 of relatively low slope, where the rise in drain current with drain voltage is small. Region 19 is called the "saturation region", and is the region of normal operation. As the current increases still further impact ionisation generates additional carriers until region 20 is reached where avalanche breakdown commences and the current rises more steeply, to an extent which may damage the device. The upper limit of region 19 is therefore limited by the onset of avalanche breakdown.

Avalanche breakdown not only leads to loss of control of the transistor in response to the gate bias voltage, but it can produce thermal runaway, threatening the device and possibly associated components.

Avalanche breakdown is a phenomenon common in many types of semiconductor device, and indeed is used to good effect in devices such as Zener diodes. However, it does give rise to particular problems in the context of MODFETs which employ low bandgap materials with high carrier mobilities such as indium antimonide. Because the impact ionisation threshold is essentially the material bandgap, in low bandgap materials the fields from relatively low voltages  $V_{DS}$  give rise to avalanche breakdown. The low threshold value of  $V_{DS}$  which produces breakdown with such low bandgap materials is highly undesirable and at present is a significant limitation in high frequency, high voltage applications.

Furthermore, even at lower energy levels impact ionisation in field effect transistors can give rise to the kink effect, where holes gather under the source, see for example Armstrong et al, Solid State Electronics, Vol. 39(9), p1337, 1996. The kink effect increases the output conductance, limiting the capacity to drive further devices even  
5 under more moderate operating conditions.

It will therefore be understood that in field effect transistors there is a trade off between switching speed - which requires high carrier velocities and mobilities and hence a lower band gap, and breakdown voltage - which requires a higher band gap. Thus a problem exists when it is necessary to drive an FET with a relatively high  
10 voltage for powering subsequent stages (e.g. in systems such as modulators and amplifiers, or FET-based logic) while retaining a useful high frequency gain. Such considerations are of particular importance for example in mobile communications devices where high power high frequency signal amplification is required for radio frequency signal transmission. There is therefore a requirement for high frequency  
15 field effect transistors operable at relatively high voltages.

In a quantum well field effect transistor according to the present invention the quantum well is provided by a primary conduction channel and at least one secondary conduction channel immediately adjacent and in contact with the primary channel, the secondary channel having a bandgap greater than that of the primary channel.  
20 According to the invention the conduction band of the secondary channel is close to the impact ionisation threshold IIT of the first channel. As discussed in more detail below, preferably the modulus of the difference between the impact ionisation threshold IIT and the effective conduction band offset  $\Delta E_C$  (effective) between the primary and secondary channels being no more than  $0.5 E_g$  (effective). Alternative  
25 preferences are for the modulus of the difference between the impact ionisation threshold IIT and the effective conduction band offset  $\Delta E_C$  (effective) between the primary and secondary channels to be no more than 0.4 eV, or no more than the lower of  $0.5 E_g$  (effective) and 0.4 eV.

Composite quantum well channel FETs are known, examples being disclosed in, for  
30 example, European Patent Application No. 1030371 (Sumitomo); Japanese Patent Application No. 9283745 (Oki) and the article "Design Characteristics of InGaAs/InP

Composite Channel HFETs", Takatomo Enoki et al, IEE Trans. Electron Devices, 45(8), August 1995. However, in none of these is the impact ionisation threshold IIT close to the effective conduction band offset  $\Delta E_C$  (effective) between the primary and secondary channels.

- 5 It will be appreciated that the energies of the carriers are spread over a range, and that initially there will be relatively few carriers of sufficiently high energy to cross the impact ionisation threshold, the number of such carriers increasing with applied voltage (potential difference). In a construction according to the present invention, it is believed that at least some of the carriers which would otherwise reach the impact  
10 ionisation threshold of the first channel are diverted to a secondary conduction channel, and impact ionisation and the tendency to runaway are accordingly reduced.

Since the secondary conduction channel commonly will not show the same advantageous characteristics of the primary channel, for example switching speed, it will be understood that the precise choice of energy levels for a particular transistor  
15 according to the invention will represent a trade-off between speed and the onset of significant impact ionisation. Nevertheless, compared with a prior art device having no secondary channel it is possible to obtain an improved switching speed, by increasing the applied voltage, for the same degree of impact ionisation, and/or to obtain a reduction in susceptibility to impact ionisation, e.g. at a voltage where impact  
20 ionisation in the prior art device has become unacceptable.

Figure 9 illustrates energy levels which might occur in the quantum well region of a transistor according to the invention. Electrons in a primary conduction channel 35 cannot occupy a level lower than the first sub-band 34 (the Fermi level) of that channel, which lies an amount  $E_1$  above the energy zero of that channel. Similarly  
25 electrons in an adjacent secondary conduction channel 37 cannot occupy a level lower than the first sub-band 36 of channel 37, an amount  $E_1'$  above the energy zero thereof. Thus the effective bandgap in region 35 is given by  $E_g$  (effective) =  $E_g + E_1$ .

Preferably the material of the conduction channel has an effective bandgap  $E_g$  no greater than 0.75 eV, more preferably no greater than 0.6 eV, even more preferably no  
30 greater than 0.5 eV, and most preferably no greater than 0.4 eV.

The effective conduction band offset between the primary and secondary channels is given by  $\Delta E_C (\text{effective}) = \Delta E_C + E_1' - E_1$ , where  $\Delta E_C$  is the difference between the absolute energy zeroes of the channels. The effective impact ionisation threshold IIT (effective) =  $E_g + E_1 = E_g (\text{effective})$ . Later references in the specific description to  
5 energy levels and differences should be read as to the effective values.

Particularly because of the trade-off in performance and susceptibility to impact ionisation it is presently preferred to arrange for  $\Delta E_C (\text{effective})$  to be relatively close to the impact ionisation threshold IIT (effective). In particular it is preferred that the difference between IIT (effective) and  $\Delta E_C (\text{effective})$  is no more than 0.5  $E_g$   
10 (effective), more preferably no more than 0.25  $E_g (\text{effective})$ , even more preferably no more than 0.125  $E_g (\text{effective})$ , and most preferably no more than 0.05  $E_g (\text{effective})$ .

The difference IIT (effective) -  $\Delta E_C (\text{effective})$  may be positive, in which case higher energy carriers with an energy less than IIT will be diverted to a secondary channel  
15 with lower performance but improved avoidance of impact ionisation; or the difference may be negative in which case some impact ionisation may occur prior to occupation of a secondary channel, but only to an acceptable extent and with fuller use of the superior characteristics of the primary channel. As implied above, at present it is believed that a substantial matching of IIT (effective) and  $\Delta E_C (\text{effective})$   
20 is a good, or the best, compromise. Thus an alternative way of defining a preferred value of  $\Delta E_C (\text{effective})$  is to say that the difference between IIT (effective) and  $\Delta E_C (\text{effective})$  is no more than 0.4 eV, more preferably no more than 0.3 eV, more preferably no more than 0.2 eV, and most preferably no more than 0.1 eV. Again the sign of the difference will affect performance as outlined above.

25 While the invention covers transistors where only one secondary channel is provided, preferably on the opposite side of the primary channel from a gate of the transistor, the provision of two secondary channels provides further space for high energy carriers to occupy. In one form of embodiment, the two secondary conduction channels are of equal thickness.



Further features and advantages of the invention will become clear to the reader upon a perusal of the appended claims, and upon a reading of the following more detailed and specific description of embodiments of the invention, made with reference to the accompanying figures, in which:

- 5 Figure 1 is an idealised schematic vertical cross section through a prior art quantum well FET;

Figure 2 is a bandgap energy diagram for the FET of Figure 2 taken along the line A-A of Figure 1;

- 10 Figure 3 shows a graph of drain current  $I_D$  as a function of drain voltage  $V_D$  of a conventional FET illustrating avalanche breakdown effects;

Figure 4 is an idealised schematic partial vertical cross section through a first outline embodiment of quantum well FET according to the invention;

Figure 5 is a bandgap energy diagram for the FET of Figure 3 taken along the line B-B;

- 15 Figure 6 shows a graph of drain current  $I_D$  as a function of drain voltage  $V_D$  of the FET of Figure 5 illustrating the suppression of avalanche breakdown;

Figure 7 is an idealised schematic partial vertical cross section through the well region of a second embodiment of a quantum well FET according to the invention, in more detail than that of Figure 4;

- 20 Figure 8 is a bandgap energy diagram for the FET of Figure 7 taken along the line C-C; and

Figure 9 is a diagram illustrating the effective bandgap in a quantum well with quantisation effects included.

Where appropriate in the drawings like references have been used for like features.

- 25 Figure 4 shows a schematic outline vertical cross section through an FET generally similar to that of the FET of Figure 1 but constructed according to the invention. It

differs in that the quantum well region 8 is now composed of a plurality of layers 21, 22, 23 of different materials as opposed to the single homogeneous layer 5 of Figure 2. The central layer 22 is similar to the layer 5 of Figure 2, and provides a primary conduction channel, but it is now bounded on either side by layers 21, 23 which provide secondary conduction channels. These are formed of a material having a greater bandgap than layer 22 with a conduction band edge which is approximately equal in energy to the impact ionisation threshold of layer 22. The bandgap of the material of layers 21, 23 is less than that of the layers 6, 7. Optionally, the electrode layer 10 is underlain by a dielectric layer, or is in the form of a Schottky diode in known manner.

Preferably the layers 21, 23 are (a) of equal thickness, (b) of the same material and (c) have the same bandgap; however, none of these features is strictly necessary.

The bandgap distribution along the line B-B of Figure 4 is shown in Figure 5. The material of layers 21, 23 has a bandgap 24 with a conduction band commencing at a level 26, the magnitude of both the bandgap and the conduction band edge being intermediate those of the central layer 22 and the widest bandgap material of the layers 6, 7. The impact ionisation threshold of layers 21, 23 is shown at 28.

It will be seen that the quantum well region 8 thus defined comprises a primary conduction channel 27 and adjacent secondary conduction channels 25. For an InSb-based FET, with no strain and quantisation effects included, the bandgaps 14, 24 and 15 typically have values of 0.178, 0.445 and 0.773 eV respectively. With strain and quantisation effects included, the effective bandgaps 14, 24 and 15 typically have values of 0.220, 0.559 and 0.872 eV respectively for a 20 nm wide primary well.

In use, the carriers are initially essentially confined to the primary conduction channel 27. As the potential difference between the source and drain electrodes is increased, their energy of carriers approaches the impact ionisation threshold 17. However, once the energy exceeds the level of the conduction band 26, the carriers can also occupy the secondary channels 25, which have a higher impact ionisation threshold. The result is a reduction in impact ionisation. Where two channels 25 of width equal to the primary channel 27 are present, the reduction is a factor of approximately three.

As in Figure 2, the high bandgap layers 6, 7 continue to confine the electrons within the quantum well region 8.

While the secondary channels 25 are made from higher bandgap material, and therefore have a rather lower electron mobility relative to the primary channel, they can still have a good electron velocity. Since at low field all the electrons remain in the primary channel 27, the lower field mobility in channels 25 is not so important to the efficient functioning of the transistor.

Although it is preferred, it is not necessary to have a secondary channel on each side of the primary channel. One or other of the layers 21, 23 may be omitted, in which case the well is preferably located between the remaining secondary channel and the gate. However with a single secondary channel there is a corresponding increase in impact ionisation.

The energy level plot is not necessarily symmetrical about the quantum well. Thus in Figure 5 for example the two levels 26, although shown as being equal, may be different, so that the quantum well effectively widens on one side and then the other with increasing carrier excitation.

Furthermore, between any secondary channel and the substrate or substrate layer there may be provided one or more (successive) tertiary channels with increasing conduction band levels, etc., so that they act in a manner similar to that of the secondary channel in permitting the quantum well to become increasingly wide with increasing excitation of the carriers. Again the additional energy levels thus provided can be the same or different when there are tertiary channels provided on both sides of the quantum well.

The plot of  $I_D$  against  $V_D$  for a transistor according to the invention is shown in Figure 6. Following the initial linear region 29 of relatively high slope the saturation region 30 extends to higher values of  $V_D$  than in the prior art device, due to the reduction in impact ionisation, and leading to a larger range of operation.

Although the basic invention is described above, further improvements and advantages can be envisaged. For example, placing the channel doping atoms in the

surrounding channel areas 21, 23 will tend to reduce the mobility here, providing a negative channel conductance effect which will further counteract the increase in channel conductance due to the impact ionisation, and making devices with even harder (i.e. lower slope) output characteristics.

- 5 Figure 7 illustrates the well region of a transistor which is similar to that of Figure 4, but modified in that the high bandgap layers are restricted in thickness and bounded on their outer surfaces by lower bandgap 33 regions 31, 32. By way of example only, the regions 31 and 32 may be made of the same materials as that of regions 21 and 23, with the same bandgap. The corresponding bandgap distribution for such an example
- 10 is shown in Figure 8. For an InSb-based FET with no strain or quantisation effects included the bandgaps 14, 15, 24 and 33 typically have values of 0.178, 0.773, 0.445 and 0.445 eV respectively. With strain and quantisation effects included, the effective bandgaps 14, 15, 24 and 33 typically have values of 0.220, 0.872, 0.559 and 0.559 eV respectively for a 20 nm wide primary well.
- 15 In one example of a well region 8 of an FET according to the invention and as shown schematically in Figure 7, the 200 Å thick central primary conduction channel 27 (22) is of undoped indium antimonide, and is bounded by 200 Å thick secondary conduction channels 25 (23, 23) of  $\text{In}_{0.85}\text{Al}_{0.15}\text{Sb}$ , which also provides the outermost regions 31, 32. The 200 Å thick high bandgap regions 6, 7 are of  $\text{In}_{0.70}\text{Al}_{0.30}\text{Sb}$ . This
- 20 then provides a structure that is strain balanced at the lattice constant of the  $\text{In}_{0.85}\text{Al}_{0.15}\text{Sb}$ . It should be noted that in all cases the layers are nominally undoped, but may contain unintentional doping of either type. The channel doping may be provided by  $\delta$ -doping layers placed above and/or below the central well, or by doping any part of the structure n-type.
- 25 When holes are generated in the impact ionisation process, they tend to collect under the source, thereby producing the kink effect mentioned above, and which commonly occurs in narrow bandgap devices. This effect may be alleviated or avoided in transistors according to the invention for example by confining the holes in a valence band so that they are removed at the source contact and/or by providing a back contact

arranged so that the holes will move preferentially towards the back of the transistor for removal.

CLAIMS

1. A quantum well field effect transistor wherein the quantum well is provided by a primary conduction channel and at least one secondary conduction channel immediately adjacent and in contact with the primary channel, the secondary channel  
5 having an effective bandgap greater than the effective bandgap  $E_g$  (effective) of the primary channel, wherein the modulus of the difference between the effective impact ionisation threshold  $IIT$  (effective) and the effective conduction band offset  $\Delta E_C$  (effective) between the primary and secondary channels being no more than  $0.5 E_g$  (effective).
- 10 2. A transistor according to claim 1 wherein said modulus is no more than  $0.25 E_g$  (effective).
3. A quantum well field effect transistor wherein the quantum well is provided by a primary conduction channel and at least one secondary conduction channel immediately adjacent and in contact with the primary channel, the secondary channel  
15 having an effective bandgap greater than the effective bandgap  $E_g$  (effective) of the primary channel, wherein the modulus of the difference between the effective impact ionisation threshold  $IIT$  (effective) and the effective conduction band offset  $\Delta E_C$  (effective) between the primary and secondary channels being no more than  $0.4 \text{ eV}$ .
4. A transistor according to claim 3 wherein said modulus is no more than  $0.3$   
20  $\text{eV}$ .
5. A transistor according to any preceding claim wherein said difference is positive.
6. A transistor according to any preceding claim wherein said difference is negative.
- 25 7. A transistor according to any preceding claim wherein the bandgap of the material of the primary channel is less than  $0.75 \text{ eV}$ .
8. A transistor according to any preceding claim wherein a said secondary conduction channel is provided either side of the primary channel.

9. A transistor according to any one of claims 1 to 7 comprising a single said secondary conduction channel on the opposite side of the primary channel from the gate.
10. A transistor according to any preceding claim wherein said quantum well  
5 further comprises at least one tertiary channel, at least one said secondary channel being located between and in contact with said primary channel and a said tertiary channel, the tertiary channel having an effective bandgap greater than that of the secondary channel with which it is in contact and a conduction band edge approximately equal in energy to the impact ionisation threshold of the secondary  
10 channel with which it is in contact.
11. A transistor according to any preceding claim wherein the material of the primary channel has an effective conduction band offset  $\Delta E_C$  (effective) which is equal or greater than its effective bandgap  $E_g$  (effective).
12. A transistor according to any preceding claim where the primary channel is  
15 formed from InSb, InAs, InAs<sub>1-y</sub>Sb<sub>y</sub>, In<sub>1-x</sub>Ga<sub>x</sub>Sb or In<sub>1-x</sub>Ga<sub>x</sub>As.
13. A transistor according to any preceding claim wherein the quantum well is confined on either side by high bandgap material.
14. A transistor according to claim 13 wherein on one or both sides of the quantum well the outer side of the high bandgap material is in contact with lower  
20 bandgap material.
15. A transistor according to any preceding claim wherein channel doping is provided in the secondary channel.
16. A transistor according to any preceding claim and constructed so that holes are confined in a valence band well for removal at the source contact.
17. A transistor according to any preceding claim and provided with a substrate  
25 contact for removal of holes.




FIG. 1




FIG. 2






FIG. 3





**FIG. 4**



**FIG. 5**

-3/4-




FIG. 6






FIG. 7



## INTERNATIONAL SEARCH REPORT

International Application No.

PCT/GB 03/01148

A. CLASSIFICATION OF SUBJECT MATTER  
IPC 7 H01L29/778

According to International Patent Classification (IPC) or to both national classification and IPC

## B. FIELDS SEARCHED

Minimum documentation searched (classification system followed by classification symbols)  
IPC 7 H01L

Documentation searched other than minimum documentation to the extent that such documents are included in the fields searched

Electronic data base consulted during the International search (name of data base and, where practical, search terms used)

EPO-Internal, WPI Data, PAJ, INSPEC, COMPENDEX

## C. DOCUMENTS CONSIDERED TO BE RELEVANT

Category *	Citation of document, with indication, where appropriate, of the relevant passages	Relevant to claim No.
X	AKAZAKI T ET AL: "Improving the characteristics of an InAlAs/InGaAs inverted HEMT by inserting an InAs layer into the InGaAs channel" SOLID STATE ELECTRONICS, ELSEVIER SCIENCE PUBLISHERS, BARKING, GB, vol. 38, no. 5, 1 May 1995 (1995-05-01), pages 997-1000, XP004013307 ISSN: 0038-1101 page 325, right-hand column, paragraph 2 -page 327, left-hand column, paragraph 1; figure 1  --- -/--	1,3-5, 7-17

☒ Further documents are listed in the continuation of box C.☒ Patent family members are listed in annex.

## \* Special categories of cited documents:

- \*A\* document defining the general state of the art which is not considered to be of particular relevance
- \*E\* earlier document but published on or after the International filing date
- \*L\* document which may throw doubts on priority claim(s) or which is cited to establish the publication date of another citation or other special reason (as specified)
- \*O\* document referring to an oral disclosure, use, exhibition or other means
- \*P\* document published prior to the International filing date but later than the priority date claimed

- \*T\* later document published after the International filing date or priority date and not in conflict with the application but cited to understand the principle or theory underlying the invention
- \*X\* document of particular relevance; the claimed invention cannot be considered novel or cannot be considered to involve an inventive step when the document is taken alone
- \*Y\* document of particular relevance; the claimed invention cannot be considered to involve an inventive step when the document is combined with one or more other such documents, such combination being obvious to a person skilled in the art.
- \* & \* document member of the same patent family

Date of the actual completion of the International search

26 May 2003

Date of mailing of the International search report

12/06/2003

Name and mailing address of the ISA

European Patent Office, P.B. 5818 Patentlaan 2  
NL - 2280 HV Rijswijk  
Tel. (+31-70) 340-2040, TX. 31 651 epo nl,  
Fax: (+31-70) 340-3016

Authorized officer

Berthold, K

## INTERNATIONAL SEARCH REPORT

International Application No

PCT/GB 03/01148

## C.(Continuation) DOCUMENTS CONSIDERED TO BE RELEVANT

Category *	Citation of document, with indication, where appropriate, of the relevant passages	Relevant to claim No.
X	TATSUSHI AKAZAKI ET AL: "IMPROVED INALAS/INGAAS HEMT CHARACTERISTICS BY INSERTING AN INAS LAYER INTO THE INGAAS CHANNEL" IEEE ELECTRON DEVICE LETTERS, IEEE INC. NEW YORK, US, vol. 13, no. 6, 1 June 1992 (1992-06-01), pages 325-327, XP000370721 ISSN: 0741-3106 page 997, right-hand column, paragraph 2 -page 999, left-hand column, paragraph 2; figures 1-3	1,3-5, 7-17
X	EP 0 718 890 A (NIPPON ELECTRIC CO) 26 June 1996 (1996-06-26)	1,3-5, 7-17
Y	column 4, line 26 -column 5, line 56; figures 2-5	2,6
Y	GB 2 362 506 A (QINETIQ LTD ;SECR DEFENCE (GB)) 21 November 2001 (2001-11-21) page 2, line 13 -page 7, line 25; figure 1; table 1	2,6
A	UPPAL P N ET AL: "TRANSPORT PROPERTIES OF HETEROSTRUCTURES BASED ON GASB, INAS AND INSB ON GAAS SUBSTRATES" JOURNAL OF CRYSTAL GROWTH, NORTH-HOLLAND PUBLISHING CO. AMSTERDAM, NL, vol. 111, no. 1 / 4, 2 May 1991 (1991-05-02), pages 623-627, XP000298376 ISSN: 0022-0248 abstract; table 1	2,6
A	KARLSSON C ET AL: "Metamorphic HFETs with composite In <sub>0.8</sub> Ga <sub>0.2</sub> As/InAs/In <sub>0.8</sub> Ga <sub>0.2</sub> As channels on GaAs substrate" COMPOUND SEMICONDUCTORS 1997. PROCEEDINGS OF THE IEEE 24TH INTERNATIONAL SYMPOSIUM ON COMPOUND SEMICONDUCTORS. SAN DIEGO, CA, SEPT. 8 - 11, 1997, INSTITUTE OF PHYSICS CONFERENCE SERIES, NEW YORK: IEEE, US, vol. NR. 156, 8 September 1997 (1997-09-08), pages 483-486, XP010294499 ISBN: 0-7503-0556-8 abstract; figure 2; table 1	1-17
A	PATENT ABSTRACTS OF JAPAN vol. 1997, no. 09, 30 September 1997 (1997-09-30) & JP 09 139493 A (NIPPON TELEGR & TELEPH CORP &LT;NTT&GT;), 27 May 1997 (1997-05-27) abstract	1-17

# INTERNATIONAL SEARCH REPORT

Information on patent family members

International Application No

PCT/GB 03/01148

Patent document cited in search report		Publication date	Patent family member(s)	Publication date
EP 0718890	A	26-06-1996	JP 2674539 B2	12-11-1997
			JP 8181304 A	12-07-1996
			DE 69517662 D1	03-08-2000
			DE 69517662 T2	19-04-2001
			EP 0718890 A1	26-06-1996
			US 5801405 A	01-09-1998
GB 2362506	A	21-11-2001	AU 5238601 A	26-11-2001
			EP 1282918 A1	12-02-2003
			WO 0188995 A1	22-11-2001
JP 09139493	A	27-05-1997	NONE	